Applicant(s)/Patent Under Application/Control No. Reexamination 10/697,406 **GUENTHNER ET AL.** Notice of References Cited Art Unit Examiner Page 1 of 1 2825 Vuthe Siek **U.S. PATENT DOCUMENTS** Date **Document Number** Classification Name Country Code-Number-Kind Code MM-YYYY US-Α US-В US-С US-D US-E US-F US-G US-Н US-1 US-J US-Κ US-L US-М **FOREIGN PATENT DOCUMENTS** Document Number Date Country Name Classification Country Code-Number-Kind Code MM-YYYY Ν 0 Р Q R S Т

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U/	Togawa et al., "A Performance-Oriented Circuit Partitioning Algorithm with Logic-Block Replication for Multi-FPGA Systems," IEEE, Nov. 1996, pages 294-297.
	٧	
	w	
	×	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.